智联提示您:用人单位以任何名义向应聘者收取费用都属违法行为(如押金、资料费、代收体检费、代收淘宝信誉等),请提高警惕并注意保护个人信息!

LTE算法&系统工程师

创毅科技集团有限公司

五险一金年底双薪绩效奖金股票期权餐补带薪年假补充医疗保险定期体检
  • 职位描述
  • 公司介绍

提示:如需删除请登录后台进行操作

Responsibility: 
- Taking charge of development & deployment of verification methodology 
- Developing the verification suite using proper verification methodologies and tools
- Planning & execution of system and block level verification
- Working with multi  team (design, etc) to meet quality requirment at system and block level
- Working with design & architecture teams to understand functionality of logic blocks

Qualification: 

- BSEE & 5+ years ASIC Verification experience (MSEE preferred)
- Strong verification with SystemVerilog based OVM / UVM, VMM or related methodology
- High-speed design / verification experience
- Strong background defining cover groups, assertions, coverage driven verification concepts, etc. 
- High-level transaction level modeling language experience
- C / C++ & Verilog / VHDL / Logic Design experience

- Software/hardware co-simulation experience is a plus
- Emulation experience is a plus
- Verification of multi-power domain designs, ideally using CPF / UPF
- SOC Architecture design and implementation knowledge
- Scripting language experience (i.e. Perl, Shell, Python)
- HW behavioral modeling in SystemC, C/C++, etc is a plus. 
- Good at trouble-shooting 
- Good learning record 
- Good communication skill 


工作地址:

北京海淀区中关村大街11号E世界财富中心A座12层

  • 最新职位推荐
  • 今日相似推荐

创毅科技集团有限公司

创毅科技集团有限公司