【Responsibilities】

Logic design verification

【Requirements】

1. M.S/B.S in Computer Science or Electrical Engineering;

2. Digital design or verification experience in IC or FPGA;

3. Available for at least six months and four days a week;

4. Graduate students who will graduate in 2009 are preferred.